



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.		FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/652,003		08/31/2000	Graham Kirsch	M4065.0340/P340	2935
24998	7590	01/13/2004		EXAMINER	
DICKSTEI 2101 L STR		PIRO MORIN & (CHOI, WOO H		
	WASHINGTON, DC 20037-1526			ART UNIT	PAPER NUMBER
				2186	17
				DATE MAILED: 01/13/2004	1 1

Please find below and/or attached an Office communication concerning this application or proceeding.

		^
	Application No.	Applicant(s)
	09/652,003	KIRSCH, GRAHAM
Office Action Summary	Examiner	Art Unit
	Woo H. Choi	2186
The MAILING DATE of this communication ap Period for Reply	pears on the cover sheet	with the correspondence address
A SHORTENED STATUTORY PERIOD FOR REPL THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1. after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a rep - If NO period for reply is specified above, the maximum statutory period - Failure to reply within the set or extended period for reply will, by statut - Any reply received by the Office later than three months after the mailin earned patent term adjustment. See 37 CFR 1.704(b). Status	136(a). In no event, however, may a ely within the statutory minimum of the will apply and will expire SIX (6) MC e, cause the application to become	a reply be timely filed nirty (30) days will be considered timely. DNTHS from the mailing date of this communication. ABANDONED (35 U.S.C. § 133).
1)⊠ Responsive to communication(s) filed on <u>30 S</u>	September 2003.	
2a) This action is FINAL . 2b) ⊠ This	action is non-final.	
3) Since this application is in condition for allowated closed in accordance with the practice under a		
Disposition of Claims		
4) ⊠ Claim(s) <u>1-17,19-41,43-49 and 51</u> is/are pend 4a) Of the above claim(s) is/are withdra 5) ⊠ Claim(s) <u>7-10,14-17,19-21,28-31 and 36-39</u> is 6) ⊠ Claim(s) <u>1-6,11-13,22-27,33-35,41,43-49,51</u> in 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/o	wn from consideration. s/are allowed. s/are rejected.	
Application Papers		
9) The specification is objected to by the Examine	or	•
10) The drawing(s) filed on is/are: a) acc		o by the Examiner.
Applicant may not request that any objection to the	·	•
Replacement drawing sheet(s) including the correct	ction is required if the drawin	g(s) is objected to. See 37 CFR 1.121(d).
11)☐ The oath or declaration is objected to by the E	xaminer. Note the attache	ed Office Action or form PTO-152.
Priority under 35 U.S.C. §§ 119 and 120		
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority document 2. Certified copies of the priority documents. Copies of the certified copies of the priority documents. See the attached detailed Office action for a list 13) Acknowledgment is made of a claim for domest since a specific reference was included in the firm 37 CFR 1.78. a) The translation of the foreign language processing the process of the priority documents. The priority documents application from the International Bureath application from the International Bureath application for a claim for domest application of the foreign language processing the priority documents.	ts have been received. ts have been received in brity documents have been tu (PCT Rule 17.2(a)). t of the certified copies not tic priority under 35 U.S.C est sentence of the specific tovisional application has tic priority under 35 U.S.C	Application No In received in this National Stage of received. C. § 119(e) (to a provisional application) ication or in an Application Data Sheet. been received. C. §§ 120 and/or 121 since a specific
Attachment(s)		
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s)	5) Notice of	Summary (PTO-413) Paper No(s) Informal Patent Application (PTO-152)

Application/Control Number: 09/652,003 Page 2

Art Unit: 2186

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.
- 2. Claims 1-6, 11-13, 22-27, and 33-35 are rejected under 35 U.S.C. 102(a) as being anticipated by Cambridge Parallel Processing (Gamma II Plus Technical Overview, hereinafter "CPP").
- With respect to claims 1 2 and 22 23, CPP discloses a processing system comprising:
 a processing unit (figure 2.1 on page 2-2, Microprocessor Controller); and
 an active memory device coupled to said processing unit comprising:
 a main memory (page 2-2, figure 2.1, Array Memory);

a plurality of processing elements (figure 2.1, PEs), each of said plurality of processing elements being coupled to a respective portion of said main memory by a single bit connection (page 2-10, PE Memory Size); and

a circuit coupled between said main memory and said plurality of processing elements (figures 2.1, 2.6 and pages 2-11 – 2-14, MCU) said circuit writing data from said plurality of processing elements to said memory in a horizontal mode and reading data stored in said main memory in a horizontal mode from said main memory to said plurality of processing elements, wherein said circuit is further adapted to write data from said plurality of processing elements to

Art Unit: 2186

said memory in a vertical mode and read data stored in said main memory in a vertical mode from said main memory to said plurality of processing elements (2-13, Array Interface, 2-10, Data Representation, 2-11, Array Memory Addresses).

- 4. With respect to claim 3 4 and 24 25, a plurality of processing elements in a first group are coupled to a plurality of data buses of said main memory, each of said plurality of data buses being associated with a respective one of a plurality of addresses in said main memory (figure 2.1 and 2-10, PE Memory Size, each PE is directly connected to its own section of the array memory through a single bit data bus) wherein the first group includes eight processing elements (first row of the PE array in figure 2.1 includes 8 processing elements).
- 5. With respect to claim 5, CPP discloses an active memory device comprising: a main memory (page 2-2, figure 2.1, Array Memory);
- a plurality of processing elements (figures 2.1 and 2.2, Adder in a 1-bit processor in a PE array), each of said plurality of processing elements being coupled to a respective portion of said main memory by a single bit connection (page 2-10, PE Memory Size); and

a circuit (figure 2.2, an array of circuit elements surrounding the Adder) coupled between said main memory and said plurality of processing elements said circuit writing data from said plurality of processing elements to said memory in a horizontal mode and reading data stored in said main memory in a horizontal mode from said main memory to said plurality of processing elements (2-10, Data Representation), , wherein said circuit further comprises:

Art Unit: 2186

a plurality of circuits (figure 2.2, circuit elements surrounding the Adder), each of said plurality of circuits being associated with a respective one of said plurality of processing elements, each of said plurality of circuits passing data between its associated respective one of said plurality of processing elements and said main memory (see figure 2.2).

6. With respect to claim 26, CPP discloses a processing system comprising:
a processing unit (figure 2.1 on page 2-2, Microprocessor Controller); and
an active memory device coupled to said processing unit, said active memory device
comprising:

a main memory (page 2-2, figure 2.1, Array Memory);

a plurality of processing elements (figures 2.1 and 2.2, Adder in a 1-bit processor in a PE array), each of said plurality of processing elements being coupled to a respective portion of said main memory by a single bit connection, wherein a plurality of processing elements in a first group are coupled to a plurality of data buses of said main memory, each of said plurality of data buses being associated with a respective one of a plurality of addresses in said main memory; and

a circuit coupled between said main memory and said plurality of processing elements (figure 2.2, an array of circuit elements surrounding the Adder), said circuit writing data from said plurality of processing elements to said memory in a horizontal mode and reading data stored in said main memory in a horizontal mode from said main memory to said plurality of processing elements (2-10, Data Representation, 2-11 Array Memory Addresses), wherein said circuit further comprises:

Art Unit: 2186

a plurality of circuits (figure 2-2, circuit elements surrounding the Adder of a 1-bit processor in a PE), each of said plurality of circuits being associated with a respective one of said plurality of processing elements, each of said plurality of circuits passing data between its associated respective one of said plurality of processing elements and said main memory (page 2-10, Array Memory, PE Memory size).

7. With respect to claims 6 and 27, each of said plurality of circuits further comprises:

a plurality of logic circuits, each of said plurality of logic circuits having a first input and an output, said first input being coupled to a respective one of a plurality of data buses (figure 2.2 S and D are coupled to the data bus, or array memory pin, which are in turn coupled to the input of the second multiplexer), each of said plurality of data buses being coupled to said main memory; and

a first multiplexer (figure 2.2, the 2nd multiplexor on the right hand side of the figure) having a plurality of inputs, each of said plurality of inputs being coupled to an output of a respective one of said plurality of logic circuits (some are directly coupled and others are coupled through the 1st multiplexor and the adder), and an output coupled to its associated respective one of said plurality of processing elements (coupled through the 1st multiplexor on the left hand side of the figure).

8. With respect to claims 11 - 12 and 33 - 34, CPP discloses processing system comprising: a processing unit (figure 2.1); and

Art Unit: 2186

a memory device coupled to said processing unit, said memory device comprising (figure 2.1, PE array and Array Memory);

a main memory (Array Memory);

a plurality of processing elements (figure 2.2, Adders), each of said plurality of processing elements being associated with a respective portion of said main memory, each of said plurality of processing elements having a single bit data output and a single bit data input; and

a plurality of data path circuits (figure 2.2, array of circuit elements surrounding the Adder), each of said plurality of data circuits being coupled between said main memory and one of said plurality of processing elements, each of said plurality of data path circuits having a plurality of inputs, a first input of said plurality of inputs being coupled to said single bit output of a respective one of said plurality of processing elements (2nd Multiplexor input), at least a second input of said plurality being coupled to a respective one of a plurality of data buses of said main memory (1st Multiplexor input from Array memory pin through S register), and an output coupled to said single bit input (1st Multiplexor output) of a respective one of said plurality of processing elements,

wherein each of said data path circuits is adapted to receive data from said respective one of said plurality of processing elements a single bit at a time and write said data to said main memory in a horizontal mode, and to receive data stored in said main memory in a horizontal mode and output said data to said respective one of said plurality of processing elements a single bit at a time, wherein each of said data path circuits is further adapted to write data from said plurality of processing elements to said main memory in a vertical mode and read data stored in

Application/Control Number: 09/652,003 Page 7

Art Unit: 2186

said main memory in a vertical mode from said main memory to said plurality of processing elements (2-13, Array Interface, 2-10, Data Representation).

9. With respect to claims 13 and 35, each of said plurality of data path circuits further comprises:

a plurality of logic circuits, each of said plurality of logic circuits having a first input and an output, said first input being coupled to said at least a second input of said plurality of inputs of said data path circuit; and

a first multiplexer (2nd Multiplexor on the right hand side) having a plurality of inputs, each of said plurality of inputs being coupled to an output of a respective one of said plurality of logic circuits (each of the inputs are either directly coupled to the logic circuits or indirectly coupled through the Adder), and an output coupled to said output of said data path circuit (there are two coupled outputs from this Multiplexor).

10. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 11. Claims 32, 40 41, 43 49, and 51 rejected under 35 U.S.C. 102(b) as being anticipated by Fung et al. (US Patent No. 4,380,046, hereinafter "Fung").
- 12. With respect to claims 32 and 40, Fung discloses a processing system comprising:

Art Unit: 2186

a processing unit (figure 1, 26); and

a memory device coupled to said processing unit (figure 1, 22), said memory device comprising:

a main memory (Claim 7, array of subunit C, claim 8, array of subunits D, also see figure 2, 50 for individual elements of this array that corresponds to an associated processing element);

a plurality of processing elements (claims 7, 8, NxM array of subunit A, also see figure 2, 54), each of said plurality of processing elements being associated with a respective portion of said main memory, each of said plurality of processing elements having a single bit data output and a single bit data input (figure 2); and

a plurality of data path circuits (claim 7, NxM array of subunit B, also see figure 2, 56, and figure 5), each of said plurality of data circuits being coupled between said main memory and one of said plurality of processing elements, each of said plurality of data path circuits having a plurality of inputs (figure 5), a first input (one of the two inputs to 82) of said plurality of inputs being coupled to said single bit output of a respective one of said plurality of processing elements (coupled to 52), at least a second input (input to the AND gate on the left of 82) of said plurality of inputs being coupled to a respective one of a plurality of data buses of said main memory (coupled to 52), and an output (output of the tristate device 78) coupled to said single bit input of a respective one of said plurality of processing elements (coupled to 52),

wherein each of said data path circuits is adapted to receive data from said respective one of said plurality of processing elements a single bit at a time and write said data to said main

Art Unit: 2186

memory in a horizontal mode (see figures 2 and 3, memory elements of LMU is organized horizontally, also I/O through S registers of subunit C is done horizontally), and to receive data stored in said main memory in a horizontal mode and output said data to said respective one of said plurality of processing elements a single bit at a time,

wherein said processing unit and said memory device are on a same chip (col. 5, lines 41 – 44).

13. With respect to claim 41, Fung discloses a method for writing data from a processing element to a memory device comprising the steps of:

providing a plurality of data bits in a serial manner (claim 7) from said processing element (NxM array of subunit A) to a data circuit (NxM array of subunit B);

passing said data through said data circuit; and

writing said data to said memory device (NxM array of subunit C), wherein said data circuit passes said data directly to said memory device in a horizontal mode (abstract and claim 7, can move and store data in horizontal or vertical direction), wherein said step of passing the data further comprises:

outputting each bit of said plurality of data bits from said data circuit on a different data bus (figure 4, each bit of the plurality of data bits are outputted on L1 or L2 lines of their respective subunit As as they travel across each node) associated with said memory device; and

wherein said step of writing said data further comprises writing said each bit of said plurality of bits data bits to a location in said memory device associated with a different address (as the bits move across the nodes their location in the memory device are associated with a

Art Unit: 2186

different address, for example a bit moved from address (i, j-1) to (i,j) changes is now located in the memory device associate with address (i,j)).

- 14. With respect to claim 43, the step of outputting further comprises:

 passing each bit of said plurality of data bits through a respective register (figure 5, 76).
- 15. With respect to claim 44, each different memory address has an associated plurality of bits (figure 2, 50 and 54), and wherein said step of writing each said data bit further comprises:

writing said each bit into a same bit of said associated plurality of bits in each said different memory address (abstract and claim 7, as data bits get written, or shifted to neighboring elements, each bit get written into a same bit in different memory address.)

- 16. With respect to claim 45, the circuit is further adapted to pass at least a portion of said data to said memory device in a vertical mode (abstract, bits can be written in vertical or horizontal directions)
- 17. With respect to claim 46 the step of passing said at least a portion of said data further comprises:

outputting each bit of said plurality of data bits from said data circuit on a different data line of a single data bus associated with said memory device (figure 5, 98, single data bus consists of four different lines tied together on which a data bit is output); and

Art Unit: 2186

wherein said step of writing said data further comprises writing said each bit of said plurality of bits data bits to successive bit locations associated with a single address (figure 2, 54, and claim 3, BC/SR stores bits in successive locations.)

- 18. With respect to claim 47 the step outputting further comprises:

 passing each bit of said plurality of data bits through a respective register (figure 2, 54, also see figure 6.)
- 19. With respect to claim 48, Fung discloses a method for reading data stored in a memory device and providing said data to a processing element, said method comprising the steps of:

 providing a plurality of data bits from said memory device to a data circuit;

 passing said data through said data circuit; and

 outputting said data to said processing element in a serial manner (claim 7),

 wherein at least a portion of data is store in said memory device in a vertical mode

 (abstract, data is moved and stored in horizontal or vertical directions).
- 20. With respect to claim 49, the step of passing said data further comprises:
 passing each bit of data associated with a single address through a respective register
 (figure 5, 76); and

inputting said each bit of data associated with said single address to a multiplexer (80), wherein said multiplexer outputs said each bit of data in a serial manner to said processing element (claim 7.)

Page 12

Application/Control Number: 09/652,003

Art Unit: 2186

21. With respect to claim 51, the step of passing said at least a portion of said data further comprises:

passing a respective bit of data associated with a different address through a respective register (figure 4, and figure 5, 76); and

inputting each said respective bit of data associated with said different address to a multiplexer (94),

wherein said multiplexer outputs said each said respective bit of data in a serial manner to said processing element (figure 5, 94, the multiplexer outputs bit of data to the processing element through coupling circuits.)

Allowable Subject Matter

22. Claims 7 - 10, 14 - 17, 19 - 21, 28 - 31, and 36 - 39 are allowed.

Response to Arguments

- 23. Applicant's arguments filed on 30 September 2003 have been fully considered but they are not persuasive.
- 24. With respect to independent claims 1, 11, 22 and 33, Applicant continues to argue that CPP fails to teach or suggest a data path circuit disposed between a PE and a memory, apparently ignoring the evidence presented by the Examiner in the last office action. Again, the MCU shown in Figure 2 6 and discussed in more details on pages 2-12 and 2-13, provides such a data

Art Unit: 2186

path (Array Support Unit or ASU is coupled to the memory array while the Array Interface or AI is coupled to the PE).

Page 13

- 25. With respect to claim Applicant's argument against the Fung reference, rejections of claims 1, 11 and 22 are not based on this reference.
- 26. With respect to claims 32, 40, 41, and 48 Applicant has not addressed the Examiner's response to Applicant's earlier argument, which is essentially the same as the current argument. Therefore, the Examiner's last response is repeated here.

Applicant contends that Fung's computer system does not have a main memory. The Office Action specifically cited the LMU 50 as the main memory (see also claims 7 and 8 where Fung claims means for storing, inputting and outputting an array of data). Applicant also contends that the system of Fung does not require conversion between vertical and horizontal modes of storage. However, this is not a claimed feature of the invention. The claim merely requires a circuit that receives and writes data in a horizontal mode. Although the claims are interpreted in light of the specification, limitations from the specification are not read into the claims. See *In re Van Geuns*, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993).

28. With respect to claims 41 and 48, Applicant's argument that Fung's computer system lacks main memory is not applicable as a main memory is not claimed in either one of the

Art Unit: 2186

claims. As to the conversion between vertical and horizontal modes of storage, again as

explained above, this in not a claimed feature.

29. It is noted that the rejections based on Fung's reference clearly identify the claimed

circuitry. Applicant's arguments focus on unclaimed features and structures rather than

addressing the rejections of claimed features.

Conclusion

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Woo H. Choi whose telephone number is (703) 305-3845. The

examiner can normally be reached on M-F, 8:00-4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Matt Kim can be reached on (703) 305-3821. The fax phone number for the

organization where this application or proceeding is assigned is (703) 746-7239.

Any inquiry of a general nature or relating to the status of this application or proceeding

should be directed to the receptionist whose telephone number is (703) 305-3900.

January 9, 2004

PATENT EXAMINER

Page 14

JOGY CENTER 2100